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 
Abstract—FinFET technology is prone to suffer from Line 
Edge Roughness (LER) based VT variation with scaling. To 
address this, we proposed an Epitaxially Defined (ED) FinFET 
(EDFinFET) as an alternate to FinFET architecture for 10 nm 
node and beyond. We showed by statistical simulations that 
EDFinFET reduces LER based VT variability by 90% and 
overall variability by 59%. However, EDFinFET consists of 
wider fins as the fin widths are not constrained by electrostatics 
and variability (cf. FinFETs have fin width ~ LG/3 where LG is 
gate-length). This indicates that EDFinFET based circuits may be 
less dense. In this study we show that wide fins enable taller fin 
heights. The ability to engineer multiple STI levels on tall fins 
enables different transistor widths (i.e. various W/Ls e.g. 1-10) in 
a single fin. This capability ensures that even though individual 
EDFinFET devices have ~2× larger footprints than FinFETs, 
EDFinFET may produce equal or higher circuit density for basic 
building blocks like inverters or NAND gates for W/Ls of 2 and 
higher. 
  
 
Index Terms— FinFET, EDFinFET, LER 
I. INTRODUCTION 
HE arrival of FinFETs at 22 [1] and 14 nm [2] node  has 
continued the CMOS scaling. However in FinFETs, the 
requirement to have a thin fin width (Wfin ~ LG/3 [3]) for an 
adequate electrostatic control, increases the impact of LER on 
the device variability and makes it one of the most critical 
variability component [4]. To address VT variability challenge 
in FinFETs, we had earlier proposed a new device architecture 
[5][6], – the Epitaxially Defined FinFET (EDFinFET). In 
EDFinFET (Fig. 1(a)), a low-doped channel is grown by 
conformal Si epitaxy on the highly doped Si fin. The depletion 
width, being defined by undoped Si epitaxy, remains uniform. 
This is true in spite of the LER in the heavy doped fin beneath 
(Fig. 1(b-ii)), as the underlying heavily doped fin width cannot 
be depleted. Therefore, even with LER in the starting fin, 
depletion width is unaffected in EDFinFET, leading to 
reduction in VT variability. EDFinFET in Dynamic Threshold 
MOS configuration (DTMOS) [5] is referred to as 
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DTEDFinFET. Key results from [5] are reproduced in Fig. 1 
(c), wherein it can be seen that both EDFinFET and 
DTEDFinFET reduce VT variability by 35% and 59% 
respectively with respect to least variable FinFET [7] (WFIN = 
5nm). DTEDFinFET also gives 43% higher ION. Also shown is 
the challenge of FinFET scalability as further reduction in 
WFIN results in the rapid rise in VT variability.  
 
 
Fig. 1(a). 2D cut of EDFinFET device architecture, (b) FinFET (i) and 
EDFinFET (ii) subjected to same extent of LER. EDFinFET is immune to 
LER VT variability since channel width is defined by epitaxy  (c) Comparison 
of σVT with ION for FinFET at LG = 15 nm, WFIN = 3.5 nm (LER prone) and 5 
nm (less prone to LER), EDFinFET and DTEDFinFET. DTEDFinFET shows 
43% ION boost and 59% reduction in VT variability. 
 
    In this paper we present a circuit density comparison of 
EDFinFET and FinFET. Circuit density is an important metric 
for CMOS scaling as increased density leads to reduced cost 
per unit transistor. However, as discussed in [5], EDFinFET 
consists of wider fins and thus it may result in less dense 
circuits. In this paper we show by a simple formulation that 
even though individual EDFinFET transistor may consume 
larger print area, at circuit level, EDFinFET may produce 
denser circuits.  
    The paper is arranged as follows. In section II, we present 
the formulation of circuit density analysis. Results of the 
analysis are discussed in section III. Conclusions are 
summarized in Section IV. 
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II. FORMULATION 
The layout of EDFinFET and FinFET is compared in Fig. 2. 
Wider fins and an individual body contact for EDFinFET 
increases the area consumption for each transistor [5]. 
EDFinFET consumes 3 gate pitches unlike 2 for FinFETs due 
to an additional body contact as shown in Fig. 2 which leads to 
about 2× higher transistor area. To compare current drive per 
unit area, the effective channel width is needed. The effective 
channel width in FinFET and EDFinFET is proportional to the 
height of fin structure. Mechanical stability concerns of fins 
due to surface tension during wet processing of wafer (post 
STI etch wet clean etc.) has been shown to limit fin HFIN, such 
that maximum HFIN is given as [8]: 
𝐻𝐹𝐼𝑁 =
8𝑊𝐹𝐼𝑁𝑆
2𝐸𝜌
9𝛾
          (𝑖) 
where WFIN is fin width as defined in Fig. 2, S is spacing 
between two fins, E is Young’s Modulus of silicon, ρ is 
density of silicon, and γ is surface tension of liquid used for 
wet processing. Please note that for EDFinFET, S is the space 
between two heavy doped inner fins which experiences the 
wet clean step and not the space finally left to fill (S’) after 
epitaxial deposition. Similarly WFIN is starting heavy doped 
fin’s width and not the total width after epitaxial deposition. 
For typical numbers of E, ρ and γ from [8], equation (i) 
reduces to:  
𝐻𝐹𝐼𝑁  (𝑛𝑚) = 0.015 𝑊𝐹𝐼𝑁(𝑛𝑚)𝑆
2(𝑛𝑚2)       (𝑖𝑖) 
where WFIN = (P-S) (P is Pitch). Equation (ii) is a cubic 
equation in S. The HFIN thus obtained from equation (ii) for 
three different pitches of 50, 70 and 90 nm is plotted against 
spacing S and shown in Fig. 3. Maximum possible HFIN is 
desirable to get maximum effective channel width, and its 
relation can be obtained by differentiating equation (ii) with 
respect to S and is shown in equation (iii): 
𝐻𝐹𝐼𝑁−𝑀𝐴𝑋  (𝑛𝑚) =  4 𝑥 0.015
(𝑃)3(𝑛𝑚3)
27
    (𝑖𝑖𝑖); 
𝑤ℎ𝑒𝑟𝑒 𝑆 =
2𝑃
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Thus, to obtain maximum HFIN at 50 nm pitch, the spacing S 
needs to be 33.3 nm (= 2P/3), and which corresponds to a fin 
width WFIN of 16.7 nm (=P-S). However for FinFETs, WFIN is 
constrained to ≤ 5 nm (~LG/3) for adequate electrostatic 
control [3] and minimum VT variability [7]. So it is not 
possible to achieve maximum possible HFIN for FinFET 
technology because of electrostatic and variability constraints 
on fin width. HFIN for FinFET at different pitches is shown by 
red symbols in Fig. 3, where space is such that fin width is 5 
nm. On the other hand, the 16.7 nm fin width is thickness of 
starting heavy doped fin (WFIN in Fig. 2 (b)) for EDFinFET. 
So it is possible to use the maximum fin height in EDFinFET 
as starting fin width of EDFinFET is not limited by 
electrostatics unlike FinFETs where fin width ≤ 5 nm. Rather, 
the thin epi thickness of 6 nm will ensure good electrostatic 
control of the EDFinFET. In terms of gap-fill concerns, with 
this epi thickness, actual space left to be filled by STI is 21.3 
nm (S’=S-2*epi), which is a standard STI gap-fill requirement 
for 25 nm NAND flash and has been demonstrated in [9] and 
[10]. Further pitch relaxation, may increase space for ease of 
STI gap-fill while enabling even taller HFIN. Thus obtained 
maximum HFIN for EDFinFET is shown in Fig. 3 by green 
symbols for different pitches.  
Since maximum HFIN is possible for EDFinFET, it increases 
strongly for EDFinFET compared to FinFETs with the 
increment of pitch (Fig. 3). For comparison, EDFinFET has 
3× HFIN compared to FinFETs at 90nm pitch, while at 50 nm 
pitch, it is 1.8×. However, the useful HFIN for current 
conduction is above STI. So by discounting a realistic STI 
depth of 60 nm [11], [12], the effective HFIN advantages in 
EDFinFET are even better. HFIN of this order has been 
demonstrated in [13]. 
Table I shows the effective height obtained for three devices 
along with current benefits for EDFinFET and DTEDFinFET. 
Please note that an optimized fixed pitch of 50 nm [14] is 
chosen for FinFET and pitch is varied for EDFinFET 
technology for optimization. Data for 50 and 70 nm pitch is 
shown in table I. Equation (iv) is the final equation which 
governs the height of FinFET and equation (v) shows the same 
for EDFinFET.  
 
𝐻𝐹𝐼𝑁−𝐹𝑖𝑛𝐹𝐸𝑇   (𝑛𝑚)  = 0.015 𝑊𝐹𝐼𝑁(𝑃 − 𝑊𝐹𝐼𝑁)
2 −  𝑆𝑇𝐼      (𝑖𝑣) 
𝐻𝐹𝐼𝑁−𝐸𝐷𝐹𝑖𝑛𝐹𝐸𝑇   (𝑛𝑚) =  𝐻𝐹𝐼𝑁−𝑀𝐴𝑋(𝑒𝑞. (𝑖𝑖𝑖))  −  𝑆𝑇𝐼      (𝑣); 
TABLE I 
HFIN, ION/FIN, ION/AREA COMPARISON FOR THREE DEVICES 
 ION 
(mA)/
µm 
(A) 
Pitch 
(P) 
(nm) 
HFIN 
effective* 
(B) (nm) 
ION/fin 
= A× 
2B 
(mA) 
Area 
with 
respect to 
FinFETs 
ION/ 
Area 
(mA) 
FinFET 0.98 50 92 0.18 1 0.18 
EDFinFET 0.76 50 218 0.33 1.5 0.22 
70 702 1.07 2.1 0.51 
DT-
EDFinFET 
1.4 50 218 0.61 1.5 0.41 
70 702 1.97 2.1 0.94 
*Equation (iv) for FinFET; equation (v) for EDFinFET 
 
Fig. 2 (a). Layout of FinFET (assuming self-aligned contacts); only 2 gate 
pitches are required to make gate and self-aligned source, and drain. (b) 
Layout of EDFinFET; due to body contact, 3 gate pitches are required. Also 
showing different notations for FinFET and EDFinFET: P is pitch, WFIN is fin 
width (n+ starting fin width for EDFinFET), S is space between two fins for 
FinFET and distance between two starting heavy doped fins for EDFinFET, S’ 
is final space between two EDFinFET fins after epitaxy that is then subject to 
STI gap-fill and epi is epitaxial layer thickness for EDFinFET. 
 
    The height benefit and the resultant single fin current 
benefits for EDFinFET & DTEDFinFET over FinFET are 
plotted in Fig. 4. With the increment in pitch as shown on the 
P
WFIN
epi
P
WFIN
P = WFIN + S
S
DG Src Gate Drn DG Body DG
DG Src Gate Drn DG Src
2*Gate Pitch
3*Gate Pitch
P = WFIN + S
S = S’ + 2*epi
1 extra
Gate pitch!
X
Y
S’ S
DG: Dummy Gate
(a) 
(b) 
  
3 
x-axis, HFIN of EDFinFET rise rapidly over 50 nm pitch 
FinFET. With 80% increment in pitch, EDFinFET can be as 
much as 17× taller than FinFETs as compared to 2.3× for 
same pitch. Also, even though ION/m is less for EDFinFET in 
comparison to FinFETs, due to possibility of growing taller 
fin, even at 50 nm pitch, one fin of EDFinFET gives 1.8× 
more current. The gain increases to 13× with 80% increment 
in pitch. DTEDFinFET, owing to its inherent ION benefits, is 
even better with benefits ranging from 3.3× to 24× in the 
range of pitches considered. 
 
 
Fig. 3. HFIN vs. space S between two fin drawn for three different pitches of 
50, 70 and 90 nm. EDFinFET is capable of achieving maximum HFIN. 
Maximum HFIN increases with pitch (shown by green symbols for 
EDFinFET). FinFETs, due to narrow WFIN requirements based on 
electrostatics, cannot achieve maximum possible HFIN. FinFET HFIN is shown 
by red symbols. The “STI height” of 60 nm i.e. the height above which would 
be the actual HFIN is marked by the hatched area. 
 
 
 
Fig. 4.  HFIN, ION per fin of EDFinFET compared against FinFET for different 
pitch ratios at standard FinFET pitch = 50 nm [14]. EDFinFET technology can 
have 2 to 17 times taller fins resulting into 2 to 24 times more current per fin 
for EDFinFET & DTEDFinFET. 
 
Area consumption penalty and current for same area are 
shown in Fig. 5 (data is shown in table I). It shows that even 
though a single transistor of EDFinFET consumes ~1.5-3× 
more layout area (depending on chosen pitch) in comparison 
to FinFETs, current drive per unit area can be more for 
EDFinFET owing to its taller fin advantage. For 50 nm pitch, 
EDFinFET consumes 1.5 times more area due to an extra gate 
pitch (Fig. 2(b)) and it still has 1.2× more current per unit area. 
The same advantage is 2.3× for DTEDFinFET. For 80% 
higher pitch, area consumed is 2.7 times more and currents per 
unit area for EDFinFET and DTEDFinFET are 4.9× and 9× 
higher respectively in comparison to FinFETs. Fig. 5 also 
shows the benefits of 40% increment in pitch of EDFinFETs 
(pitch = 70 nm). This particular pitch is referred to as 
“Relaxed Pitch” configuration in the discussion to follow.  
     At circuit level, to achieve higher ION, width of the channel 
is traditionally increased in planar technology. The well-
known ratio of channel width (W) to channel length (L) (i.e. 
W/L) is the parameter which represents the same. In a FinFET 
technology, a W increase is achieved by adding additional fins 
or by using multiple fin heights [15]. In EDFinFET, the taller 
fins further enable using multiple HFIN by engineering 
different STI heights as an effective way of achieving higher 
(W/L) ratios. If the requirement is to go to 2 (W/L) from 
1(W/L), the EDFinFET fin height can be engineered such that 
2(W/L) is achieved from a single fin, instead of adding 
additional fins, as shown in Fig. 6 (a), (b). This may require an 
additional non-critical mask for selected area fin height 
engineering but it may enable higher circuit densities.       
 
 
 
Fig. 5. Area consumed and ION per unit area of EDFinFET & DTEDFinFET 
compared against FinFET for different pitch ratios at FinFET pitch = 50 nm 
[14]. Even though EDFinFET consumes more area, ION per unit area can be 
1.2 to 9 times more for the pitch ratio shown. 
 
In Fig. 6(a), HFIN1 is the maximum possible height for 
EDFinFET. One fin of DTEDFinFET, with maximum height 
HFIN1, gives 11× higher ION with respect to FinFETs in relaxed 
pitch configuration. By engineering various STI levels to 
obtain different HFINs, up to 11(W/L)’s can be extracted from 
a single fin of EDFinFET without compromising performance 
cf. 11 fins for FinFETs. Such multiple STI heights is proposed 
earlier for FinFETs [14]. Thus EDFinFET technology is 
capable of benefits in terms of area efficiency by using 
multiple fin heights instead of multiple fins. Equation (vi) 
shows the formula to calculate number of EDFinFET fins for a 
CMOS inverter (Fig. 6 (c)) and equation (vii) & (viii) shows 
the same for a 2 input NAND Gate (Fig. 6(d)).  
𝐹𝑜𝑟 𝐼𝑛𝑣𝑒𝑟𝑡𝑒𝑟: 
𝑁𝑜. 𝑜𝑓 𝑃𝑀𝑂𝑆 𝑓𝑖𝑛𝑠(𝑃) = 𝑁𝑜. 𝑜𝑓 𝑁𝑀𝑂𝑆 𝑓𝑖𝑛𝑠 (𝑁)
= ⌈
𝑛
𝐼𝑅𝐴𝑇𝐼𝑂
⌉       (𝑣𝑖); 
𝐹𝑜𝑟 𝑁𝐴𝑁𝐷 𝑔𝑎𝑡𝑒: 
𝑁𝑜. 𝑜𝑓 𝑃𝑀𝑂𝑆 𝑓𝑖𝑛𝑠(𝑃) = 2 × ⌈
𝑛
𝐼𝑅𝐴𝑇𝐼𝑂
⌉        (𝑣𝑖𝑖); 
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𝑁𝑜. 𝑜𝑓 𝑁𝑀𝑂𝑆 𝑓𝑖𝑛𝑠(𝑁) = 2 × ⌈
2𝑛
𝐼𝑅𝐴𝑇𝐼𝑂
⌉        (𝑣𝑖𝑖𝑖); 
𝑤ℎ𝑒𝑟𝑒 ⌈ ⌉ 𝑖𝑠 𝑐𝑒𝑖𝑙𝑖𝑛𝑔 𝑓𝑢𝑛𝑐𝑡𝑖𝑜𝑛, 𝑛 𝑖𝑠 𝑚𝑖𝑛𝑖𝑚𝑢𝑚 (
𝑊
𝐿
) 𝑟𝑎𝑡𝑖𝑜 𝑖𝑛  
𝑐𝑖𝑟𝑐𝑢𝑖𝑡, 𝑎𝑛𝑑 𝐼𝑅𝐴𝑇𝐼𝑂 =
𝐼𝑂𝑁
𝑓𝑖𝑛 𝐹𝑖𝑛𝐹𝐸𝑇
𝐼𝑂𝑁
𝑓𝑖𝑛 𝐸𝐷𝐹𝑖𝑛𝐹𝐸𝑇(𝑜𝑟 𝐷𝑇𝐸𝐷𝐹𝑖𝑛𝐹𝐸𝑇)
  
 
Total number of EDFinFET fins with this methodology 
would be P+N. While for FinFET; number of fins equals total 
number of (W/L) ratio used in circuit. Therefore for inverter, 
number of FinFET fins equals 2n, and for 2-input NAND gate, 
it is 6n.  
 
                
Fig. 6. Taller Fins for EDFinFET may produce different HFINs by engineering 
different STI heights. (a) Cartoon showing HFIN1, the maximum possible 
height for EDFinFET, (b) cartoon showing height of fin as HFIN2, changed by 
modulating the STI depth. So HFIN2 can be used for single (W/L) transistor and 
HFIN1 can be used for double (W/L) transistor, (c) Schematic of CMOS 
Inverter and (d) 2-input NAND Gate. (W/L) ratio is annotated by n. 
 
III. RESULTS AND DISCUSSIONS 
The area benefit obtained with this methodology at circuit 
level is shown in Fig. 7 (a) for EDFinFET and Fig. 7 (b) for 
DTEDFinFET for a basic CMOS inverter and 2 input NAND 
gate, for different (W/L) ratios. Ratio of area consumed by 
FinFET to same pitch and relaxed pitch EDFinFET (and 
DTEDFinFET) configurations is plotted for different values of 
(W/L). (W/L) in this plot refers to minimum ratio used in the 
circuit concerned. 
Relaxed pitch EDFinFET, due to taller fin advantage, starts 
producing area benefit for 2(W/L) and above with the use of 
above mentioned multiple fin height methodology. Same pitch 
EDFinFET starts to break-even at 3(W/L). Taller fins in 
relaxed pitch configuration can give as much as 2.5× area 
benefit (at 5(W/L), both for Inverter and NAND gate) for 
EDFinFET as can be seen from Fig. 7 (a). DTEDFinFET, on 
the other hand starts to give area benefit at 2(W/L) and above, 
both in relaxed pitch and same pitch configuration. Same pitch 
NAND consumes same area even at 1(W/L). As much as 3.5× 
area benefit for 5(W/L) NAND can be obtained at higher 
(W/L)’s by relaxed pitch DTEDFinFET configuration. So 
same pitch, due to less area consumption in first place (due to 
having same pitch), breaks even earlier but does not give 
much advantage at higher (W/L)’s and relaxed pitch breaks 
even later but gives more benefits at higher (W/L)’s due to the 
capability of taller fins. Experimentally, greater than 2 
(W/L)’s are used for an inverter or SRAM cell [16] and 5-
50(W/L)’s are used in NAND gate buffer [17]. Various other 
circuits like level-shifters also use >5 (W/L) transistors [18]. 
Thus EDFinFET may produce much better circuit densities 
than FinFETs, in such circuits which use higher (W/L), 
without compromising on performance. 
 
 
Fig. 7. Relative area cf. FinFET consumed by (a) EDFinFET and (b) 
DTEDFinFET  vs. (W/L) ratio for inverter and 2 input NAND circuit at same 
pitch (50 nm) and relaxed pitch (70 nm) for two transistors. EDFinFET 
consumes less area for 3(W/L) s and above. DTEDFinFET takes over FinFET 
at 2(W/L) and above. Relaxed pitch shows larger benefits at higher (W/L). 
 
The “jagged” nature of curve is due to the fact that 
increment in number of fins in EDFinFET is not simply 
proportional to width (W) unlike in FinFETs. ION benefit for 
EDFinFET is around 5.9× at relaxed pitch. Therefore till 
5(W/L), one fin can be used and for 6(W/L), 2 fins would be 
required leading to a sudden jump in area consumption and 
this can be confirmed by using the formula given in eq. (vi), 
(vii) & (viii). This jump can be observed both for EDFinFET 
and DTEDFinFET.  
This simple discussion shows that even though one 
EDFinFET transistor consumes more area than a FinFET, 
circuit density maybe comparable or higher. 
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IV. CONCLUSION 
In this paper we discussed print area considerations for 
EDFinFET technology. We showed that per transistor 
EDFinFET consumes ~2.1× larger area because of body 
contact and greater pitch. However, wider fins enable taller fin 
heights. The ability to engineer multiple STI levels on tall fins 
enables different transistor widths (i.e. various W/Ls e.g. 1-10) 
in a single fin. This capability ensures that even though 
individual EDFinFET devices have ~2× larger footprints than 
FinFETs, EDFinFET may produce equal or higher circuit 
density for basic building blocks like inverters or NAND gates 
for W/Ls of 2 and higher, without performance penalty. 
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